Datacom Systems D56 Especificações Página 23
- Página / 108
- Índice
- MARCADORES
Avaliado. / 5. Com base em avaliações de clientes
Si5040
Rev. 1.3 23
Figure 14. Receive and Transmit CDR and VCO Behaviors Upon Declaring LOL
5.5. Receiver Slice Control
In order to optimize the bit error rate performance of the system, the receiver supports automatic and manual
adjustment of the 0/1 decision threshold (slice control). Four slice modes can be programmed via Register 20 as
detailed below:
AutoSlice Mode (sliceEn[2:0] = 001): The slice is automatically set without any control by the user. An internal
estimate of the eye opening is used to automatically adjust the slice voltage. This mode can be used when there
is no FEC processor as it continually adjusts the slice voltage. Registers 22/21 have no effect on this mode of
operation.
Constant Duty Cycle Mode (sliceEn[2:0] = 010):
This mode continually adjusts the slice voltage to maintain a user-selected duty cycle at the limiting amplifier
output. The duty cycle can be set in the sliceLVL register (Registers 22 and 21). This mode can be used when
there is no FEC processor, however, if the duty cycle is dynamically controlled the recommended duty cycle
step size is less than or equal to 0.1%. In an actual system the duty cycle should not be set to less than 45% or
greater than 55%. For the case of maximum dispersion, an optimally-set duty cycle will typically perform slightly
better than Autoslice.
Proportional Mode (sliceEn[2:0] = 011):The slice offset is defined as a percentage of the peak-to-peak value of
the input signal. The percent value is written in the sliceLVL register (Registers 22 and 21) as an offset from
50%. Due to drifts and temperature variations in the silicon, the slice offset values must be dynamically modified
at a rate of 100 ms or faster. This mode is recommended only when a FEC processor is present to control the
slice level.
Absolute Mode (sliceEn[2:0] = 100): The slice offset is defined as an absolute voltage. The offset can be set in
the range of –240 to +240 mV in the sliceLVL register (Registers 22 and 21). Just as in proportional mode, the
slice offset values must be dynamically modified at a rate of 100ms or faster. This mode is recommended only
when a FEC processor is present to control the slice level.
Autoslice and constant duty cycle are the preferred slice modes of operation for Telecom and Datacom
applications.
LOL=1?
Y
VCOCAL[1:0] = 00?
Y
Is refClk
present?
Y
N
The internal VCO pull
range will be automatically
re-centered to the
reference clock frequency
to start the CDR lock
acquisition process.
The entire VCO
frequency range will be
swiped to start the CDR
lock acquisition process.
VCOCAL[1:0] = 01?
Y
VCOCAL[1:0] = 10
(Default)?
Is refClk present?
Y
N
Y
VCOCAL[1:0] = 11?
Y
VCO stays at the center
of its frequency range
awaiting for refClk
Invalid mode!
LOL will stay on.
- Features 1
- Applications 1
- Description 1
- Functional Block Diagram 1
- 2 Rev. 1.3 2
- TABLE OF CONTENTS 3
- Measurement 4
- 2. Electrical Specifications 5
- Table 2. DC Characteristics 6
- 8 Rev. 1.3 8
- = 1.8 V +5/–10%, T 8
- = –40 to 95 C) 8
- 10 Rev. 1.3 10
- Table 7. CMU Timing Modes 12
- Rev. 1.3 13 13
- Table 8. AC Characteristics—I 14
- C Bus Lines (SD, SCK) 14
- 765432 76543210 15
- Read Command Read Data 15
- 16 Rev. 1.3 16
- Rev. 1.3 17 17
- 4. Functional Description 18
- Normalized Output Amplitude 19
- 5.2. Limiting Amplifier 20
- Rev. 1.3 21 21
- 22 Rev. 1.3 22
- 5.5. Receiver Slice Control 23
- 5.7. Reference Clock 24
- Rev. 1.3 25 25
- 26 Rev. 1.3 26
- Rev. 1.3 27 27
- 5.9. Receiver Phase Adjust 28
- 6. Transmitter 29
- 30 Rev. 1.3 30
- Rev. 1.3 31 31
- 32 Rev. 1.3 32
- 7. Loopback Modes 33
- 8. Looptime Mode 33
- 10.1. I 35
- C Interface 35
- 10.2. SPI-Like Interface 36
- 11. Interrupt Functionality 37
- 38 Rev. 1.3 38
- Rev. 1.3 39 39
- 13. Si5040 Register Summary 40
- 44 Rev. 1.3 44
- 46 Rev. 1.3 46
- Rev. 1.3 47 47
- 48 Rev. 1.3 48
- Rev. 1.3 49 49
- 50 Rev. 1.3 50
- 52 Rev. 1.3 52
- Register 10 52
- Rev. 1.3 53 53
- 54 Rev. 1.3 54
- 56 Rev. 1.3 56
- 00 0000 0000 = 0 mV 56
- 11 1111 1111 = 1022 mV 56
- Rev. 1.3 57 57
- Rev. 1.3 59 59
- 60 Rev. 1.3 60
- Note: Default = 10 (decimal) 60
- Note: Default = 15 (decimal) 60
- Rev. 1.3 61 61
- Rev. 1.3 63 63
- Exponent 69
- 70 Rev. 1.3 70
- 72 Rev. 1.3 72
- Rev. 1.3 73 73
- 74 Rev. 1.3 74
- Rev. 1.3 75 75
- 76 Rev. 1.3 76
- Rev. 1.3 77 77
- 78 Rev. 1.3 78
- Rev. 1.3 79 79
- 80 Rev. 1.3 80
- Rev. 1.3 81 81
- 82 Rev. 1.3 82
- Rev. 1.3 83 83
- 84 Rev. 1.3 84
- Rev. 1.3 85 85
- 86 Rev. 1.3 86
- Note: Default = 1 (decimal) 86
- Note: Default = 8 (decimal) 86
- Rev. 1.3 87 87
- Bit D7 D6 D5 D4 D3 D2 D1 D0 87
- Rev. 1.3 89 89
- Rev. 1.3 95 95
- 96 Rev. 1.3 96
- 98 Rev. 1.3 98
- Rev. 1.3 99 99
- 14. Pin Descriptions: Si5040 100
- Rev. 1.3 101 101
- Input/Output 101
- 102 Rev. 1.3 102
- 15. Ordering Guide 103
- 16. Package Outline: Si5040 104
- Rev. 1.3 105 105
- DOCUMENT CHANGE LIST 106
- Revision 0.86 to Revision 1.2 107
- Revision 1.2 to Revision 1.3 107
- CONTACT INFORMATION 108
Manuais e produtos relacionados com Redes Datacom Systems D56
(44 páginas)© 2020, manymanuals-pt.com. Todos os direitos reservados. | 0.071 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentários a estes Manuais